Contact us - Albelissa

Senior Mixed Signal Design Verification Engineer - Bucharest, RO

Job Title
Senior Mixed Signal Design Verification Engineer - Bucharest, RO
Job ID
Bucharest, Romania,  RO-B 020976
Other Location

Our multinational client, a leading worldwide supplier of high performance semiconductor sensor solutions is in search of an:

Senior Mixed Signal Design Verification Engineer - Bucharest, RO


Responsibilities and Tasks

  • Responsible for design verification of mixed signal IC’s in a digital / mixed signal design environment
  • Proficiency in System Verilog including writing checkers and assertions, customizing constraints, getting functional coverage collection using cover groups, etc.
  • Technical and team leadership – both within the internal project DV team (digital and mixed-signal verification), but also directly supporting customers during project reviews or status calls
  • Primary focus is on mixed signal design verification, but proficiency with digital design verification (including UVM) is an plus
  • Creation and validation of System Verilog models for mixed signal circuit blocks
  • Creation of test benches and automated verification simulations
  • Experience running both analog (SPICE) and digital simulators is a strong advantage
  • Performing block level and top level design verification
  • Generation of relevant documentation (DV Plan, DV execution plan, customer reviews etc.)
  • Experience on electrical checks, static and dynamic, is a plus.


  • Master’s degree in Electrical / Computer Engineering with 10 years (senior) or 5 years (staff) of experience in Design Verification
  • Experience (senior) or exposure (staff) to project or technology leadership role
  • System Verilog / UVM based mixed signal DV (Design Verification) experience
  • Collaborative and respectful team player with mentoring skills, and passionate about achieving team goals
  • Excellent communication skills (both oral and written) are required, as real time customer level technical interface and design / team leadership is necessary.
  • Experience with relevant CAD tools
Required Skills

Electrical Engg university degree
5+ yr exp in Digital verification
SystemVerilog /UVM-based mixed signal DV
CAD tools
English fluency

Option 1: Create a New Profile


Albelissa S.r.l.
Headquarters: Via Rivoli 14, 10090 Rosta (TO) - Italy
Albesun India Private Limited
Plot #13, Phase-II, Kavuri Hills,
Hyderabad, 500081
Albelissa S.r.l. RO
Strada Rariştei 7, Sector 2,
022625 Bucharest

IT: +39 011 1966 3400

DE: +49 89 2023 6990

RO: +40 373 78 1766

US: +1 415 944 1954

Candidates may submit their resume for the positions listed, or create a profile should jobs arise that may match your skills and for direct contact from our organization. Please upload your resume in Word (recommended) or PDF format. Albelissa respects your data privacy and ensures that your rights under EU GDPR are protected. For more information please read our privacy policy, . Any questions or concerns regarding your personal data, please contact us at